PAGE 12/19 \* RCVD AT 10/17/2005 2:32:03 PM [Eastern Daylight Time] \* SVR:USPTO-EFXRF-6/1 \* DNIS:8729306 \* CSID:408 354 4450 \* DURATION (mm-ss):04-54 **Amendments to the Claims** 

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:
1. (canceled)
2. (canceled)
3. (canceled)
4. (canceled)
5. (canceled)
6. (canceled)
7. (currently amended) A method for forming self-aligned contact devices in a first region
of a semiconductor substrate and non-self-aligned contact devices in a second region of
said semiconductor substrate comprising:
for the additional leaves that extends within said first region and within said

forming a dielectric layer that extends within said first region and within said second region;

forming a gate film stack that includes a gate layer and that includes a dielectric film that overlies said gate layer, said gate film stack extending within said first region and within said second region; and

IDT-1875 App. No. 10/805124

by the control of the

8. (currently amended) The method of Claim 7 wherein said gate film stack is a single gate film stack that extends, at the same time, within both said first region and said second region, said patterning said dielectric layer and said gate film stack removing portions of said gate film stack and said dielectric layer.

9. (original) The method of Claim 7 wherein said gate film stack is thicker in said first region than in said second region.

10. (original) The method of Claim 9 wherein said gate layer comprises polycide, said patterning said gate film stack forming polycide lines that extend between said first region and said second region.

11. (currently amended) The method of Claim 7 wherein said patterning said gate film stack uses a first etch mask and a second etch mask, said first etch mask covering portions of said first region and most of said second region, and said second etch mask covering all of said first region and portions of said second region only N-type semiconductor devices are formed within said first region and wherein both N-type devices and P-type devices are formed in said second region.

IDT-1875 App. No. 10/805124

12. (currently amended) The method of Claim 10 wherein said first etch mask and said second etch mask overlap so as to form a broadened region along lines that cross between said first mask region and said second mask region.

13. (currently amended) The method of Claim 10 wherein said forming a gate film stack further comprises:

forming [[a]] <u>said</u> gate layer <u>such</u> that <u>said gate layer</u> extends within said first region and within said second region;

implanting species within said first region so as to form an N-type gate layer in said first region;

forming [[a]] <u>said</u> dielectric film <u>such</u> that <u>said dielectric film</u> extends within said first region and within said second region;

removing that portion of said dielectric film that extends within said second region;

depositing anti-reflective material so as to form an anti-reflective coating that extends within said first region and within said second region.

14. (currently amended) The method of Claim 9 wherein said gate film stack includes an anti-reflective coating, said dielectric film only extending within said first region and said anti-reflective coating extending within both said first region and said second region, said patterning said gate film stack further comprising:

performing a first selective etch so as to pattern said anti-reflective anti-reflective coating and said dielectric film, within both said first region and said second region;

IDT-1875 App. No. 10/805124

by M: (ss-ww) NOILYSING. 10517 5757.33 LW (Essaw Ds/Night Limit). SAK: 1811. 1812. 1816. 1816. 1817. 1816. 1817. 1816. 1

performing a third selective etch that removes those portions of said gate layer, within said second region, that are not covered by remaining anti-reflective coating.

15. (original) The method of Claim 14 wherein said anti-reflective coating comprises multiple layers of anti-reflective material and wherein said dielectric film comprises a dielectric hardmask layer and a layer of anti-reflective material.

16. (currently amended) A method for forming self-aligned contact devices in a first region of a semiconductor substrate and non-self-aligned contact devices in a second region of said semiconductor substrate comprising:

forming a dielectric layer that extends within said first region and within said second region;

forming a single gate film stack that includes a gate layer and that includes a dielectric film that overlies said gate layer, said <u>single</u> gate film stack extending within said first region and within said second region; and

patterning said gate film stack so to form gate structures in said first region and in said second region, said patterning said gate film stack further including:

performing a first selective etch, using a first etch mask that covers most of said second region and that covers portions of said first region, so as to remove that portion of said dielectric film that is not covered by said first etch mask;

performing a second selective etch so as to remove those portions of said gate layer that are not covered by remaining dielectric film:

IDT-1875

13

App. No. 10/805124

byce 16/19. RCVD AT 10/17/2005 2:32:03 PM [Eastern Daylight Time]. SVR:USPTO-EFXRF-6/1" DNIS:8729306 " CSID:408 354 4450 " DURATION (mm-ss):04-54

depositing an anti-reflective coating; and

performing an etch, using a third etch mask, so as to form said gate

structures in said second region.

17. (original) The method of Claim 16 wherein said dielectric film comprises a dielectric hardmask layer and a layer of anti-reflective material.

18. (canceled)

19. (currently amended) The-method of Claim 16 wherein said patterning said gate film etack comprises A method for forming self-aligned contact devices in a first region of a semiconductor substrate and non-self-aligned contact devices in a second region of said semiconductor substrate comprising:

forming a dielectric layer that extends within said first region and within said second region;

forming a single gate film stack that includes a gate layer and that includes a dielectric film that overlies said gate layer, said single gate film stack extending within said first region and within said second region; and

patterning said gate film stack so to form gate structures in said first region and in said second region, by performing a first selective etch using a first etch mask that covers portions of said first region and does not cover any of said second region so as to remove all of said dielectric film in said second region and to remove those portions of said dielectric film in said first region that are not covered by said first etch mask[[;]] and by

IDT-1875 App. No. 10/805124

by the forming a second selective etch, using a second etch mask that covers portions of said second region and that does not cover any of said first region, so as to remove those portions of said gate layer that are not covered by said dielectric film or said second etch mask.

20. (canceled)

IDT-1875 App. No. 10/805124